We fabricated Quantum Dot (QD) devices using a standard SOI CMOS process flow, and demonstrated that the spin of confined electrons could be controlled via a local electrical-field excitation, owing to inter-valley spin-orbit coupling. We discuss that modulating the confinement geometry via an additional electrode may enable switching a quantum bit (qubit) between an electrically-addressable valley configuration and a protected spin configuration. This proposed scheme bears relevance to improve the trade-off between fast operations and slow decoherence for quantum computing on a Si qubit platform. Finally, we evoke the impact of process-induced variability on the operating bias range.
I. INTRODUCTION
Y leveraging the phenomena of quantum superposition and entanglement, some specifically designed quantum algorithms [1] can achieve polynomial to exponential speed up when compared to their best classical counterparts, thus holding great promise for a variety of applications such as secure data exchange, database search, machine learning, and simulation of quantum processes. Quantum computers are envisioned as hybrid devices [2] where quantum cores operate in conjunction with classical circuitry, part of which is dedicated to programming, control and post-processing functions. While the engineering challenges span across various fields such as physics, electronics, computer science and computer engineering [3] , we focus here on the matter of integrating qubits with long coherence times and high-fidelity operations.
The first of DiVincenzo's criteria [3] for a physical implementation of a quantum computer is the ability to define two-level quantum-mechanical systems, and several candidates have emerged in the past decades. Solid-state qubits which can be controlled electrically are generally thought to be more L. Bourdet scalable and their manipulation can be performed at the GHz timescale, though it comes at the cost of shorter coherence times. Among the latter, superconducting qubits have been historically leading the race in the implementation of quantum logic. These are however macroscopic objects and as such prone to coupling to probes and environment. Spin qubits, in which the quantum information is encoded in the spin degree of freedom of one [5] or several [6] , [7] charged particles, may offer a good compromise owing to their microscopic dimensions. Silicon spin qubits in particular have recently emerged as a promising option, first due to the recent observation of long coherence times and high fidelity [8] - [10] , and second thanks to their compatibility with state-of-the-art technologies perfected over several decades by the IC manufacturing industry.
Regarding the first point, the latest notable achievements are the demonstration of single qubit Gates with >99% fidelity [10] , [11] , and the implementation of quantum algorithms on a two-qubit processor [12] . Fig. 1 shows the evolution of a figure of merit sometimes called "Q-factor" for experimental realizations in the relatively recent area of Si spin qubits.
Maximizing the Q-factor is critical to performing robust calculations since it sets an upper bound to the number of operations that can be sequentially performed on a number of qubits for the implementation of quantum error detection protocols. Whereas increasing the coherence time in a quantum system is generally carried out by further insulating the qubit from its environment, fast manipulation depends on a strong coupling to the excitation signal. The following proposal [18] , [19] aims at alleviating this trade-off by making an otherwise protected qubit sensitive to locally applied electrical stimuli solely during the manipulation phase. This manuscript is an extended version of [19] , with additional considerations regarding the impact of surface roughness and film thickness variability on finding the proper bias conditions for each device. 
II. DEVICE AND DEFINITION OF QUANTUM STATES
In recent prior work, we have demonstrated two-axis control of the first hole spin qubit in Si transistor-like structures using a CMOS technology platform [17] - [21] . The first step is the ability to isolate and confine a charged particle, electron or hole, in a Quantum Dot (QD). Our approach consists in using accumulation field-effect Gates to define the confinement potential under e.g. a Si/SiO2 interface. Lateral definition is assisted by mesa patterning of the Si active area. Carrier reservoirs are formed by ion implantation and coupled to the QDs. In this work, the fabrication only differs from a standard CMOS process flow by the deposition of larger SiN spacers with respect to the case of classical devices (30 nm vs. typically ~10 nm or less). They are designed to protect the SOI film from self-aligned doping between dense Gates (64nm pitch), thus leading to a linear arrangement of wrap-around Gates along an intrinsic NanoWire (Fig. 2) [22] . At very low temperatures (~1K and below), each Gate defines a QD with a discrete energy spectrum, which can be used to confine a small number of charges controlled by the Coulomb blockade effect (Fig. 3 ). The wide spacers over an undoped thin film provide tunnel junctions separating the QDs from the charge reservoirs and from one another. Making a qubit out of a QD entails the ability to initialize and manipulate a two-level quantum state of a single charge, such as spin-down |↓⟩ and spin-up |↑⟩. Spin degeneracy can be lifted by means of an externally-applied static magnetic field B, the so-called Zeeman splitting energy being EZ=|g|.µB.B where g is the Landé g-factor (g≈2 for electrons in Si) and µB the Bohr magneton.
Initialization is simply performed by waiting for the system to relax to its ground state |↓⟩. Inducing transitions by Electron Spin Resonance (ESR) with an RF magnetic-field is the most straightforward approach to spin control ( Fig. 4 ), but the excitation can hardly be applied locally. This can be a drawback for maximizing the manipulation speed, which depends on the coupling strength. Electrical Dipole Spin Resonance (EDSR) driven by a Field-Effect Gate placed directly on top of the qubit can in principle be achieved with the assistance of a micromagnet producing a magnetic-field gradient in the vicinity. This causes the particle traveling back and forth to perceive an oscillating B-field [10]- [14] , [23] . However, this approach can be demanding in terms of integration and design of large-scale qubit arrays. A more compact solution would be to rely on the intrinsic Spin-Orbit Coupling (SOC) of the material(s), which tie the spin of a particle to its orbital motion and hence all-electrical oscillating signals. Unfortunately in Si electrons, unlike holes, have generally weak intrinsic SOC. Our test device for EDSR demonstration (Fig. 5) consists of a Two-Gate nFET-like structure with Gates partially wrapping around the [110]-oriented SOI NanoWire (W=30nm; H=12nm) [25] . As shown in [27] , electron localization occurs along the upper edges of the mesa. We consider two QDs, QD1 and QD2 confined in the "corners" defined by gates G1 and G2. If both are in the same spin state (e.g. parallel spins, which is the ground state in a finite magnetic field B), Pauli's exclusion principle prevents charge movement from QD1 to QD2, and hence IDS current from flowing. However, a spin rotation obtained by applying a resonant RF E-Field to G1 would lift the Pauli Spin Blockade and enable a non-zero current. Yet for electrons in Si, the additional valley degree of freedom needs to be considered. The conduction band of bulk Si features six degenerate  valleys. Structural and electrical confinement in our device, however, leaves two low-lying valleys v1 and v2, separated by an energy V. From these two valleys, four distinct states can be resolved upon applying a static magnetic field: | 1 , ↓⟩, | 1 , ↑⟩,| 2 , ↓⟩ and | 2 , ↑⟩.
III. CORNER DOTS AND SPIN-VALLEY MIXING
Of particular interest are the two states | 1 , ↑⟩ and | 2 , ↓⟩, which may be mixed under the condition that an inter-valley spin-orbit (SO) coupling coefficient Cv1v2 in the Hamiltonian is non-zero. As illustrated in Fig. 7 , this criterion is fulfilled if the mirror symmetry of the electron wavefunction with respect to the (XZ) plane is broken [24] , [25] . The partially overlapping Gate leading to the "Corner Dot" confinement is therefore the key to spin-valley-orbit mixing in this case. As B is increased and the spin splitting EZ=|g|.µB.B approaches the valley splitting V, the | 1 , ↑⟩ and | 2 , ↓⟩ energies may either cross (no coupling) or anticross (Cv1v2 ≠ 0). In the former case ( Fig. 7a) ), only spin-preserving inter-valley transitions can be expected in response to pure E-field excitations. In the latter case, due to states mixing near the anticrossing, B-dependent spin/valley transition diagonals may add-up to the EDSR signal (Fig. 7b) ). A color plot of IDS measured in a dilution cryostat at T=15mK vs. E-field frequency and B clearly shows spin resonance lines (Fig. 8) . This is to our knowledge the first experimental measurement of micromagnet-free resonant E-field manipulation of single electron 1 spins in Si QDs [25] . Fig. 8 . Experimentally measured EDSR signal (two measurements combined, with insert for higher magnetic fields) in the dotted frame region of Fig. 7 (b) , showing spin and spin/valley transitions.
IV. PROGRAMMING A VALLEY STATE, ENCODING A SPIN STATE
Since the splitting between v1 and v2 is related to charge confinement close to an interface, it is possible to tune V by modulating the vertical electric field. This was shown in [28] using coplanar side Gates on bulk Si, but SOI offers the possibility of using the Back-Gate potential Vb. We calculated the V(Vb) energy dependence using a Tight Binding model for the valley and the SO coupling at the atomistic level [29] . The results are shown in Fig. 9 together with corresponding plots of the electron wavefunction. The tunability of V can be leveraged as schematized on Fig. 10 : adiabatically changing Vb allows following the lower branch past the anticrossing and transitioning continuously from | 1 , ↑⟩ to | 2 , ↓⟩. If one defines the qubit basis states |0⟩ as | 1 , ↓⟩ and |1⟩ as this hybridized lower branch, Vb enables to switch between a pure spin regime and a pure valley regime. The advantage of a valley qubit is the all-electrical addressability of inter-valley transitions, the downside being sensitivity to charge noise and hence shorter decoherence times. Conversely, when in spin regime, the qubit is scarcely addressable electrically but benefits from a longer lifetime. Fig. 9 . Simulated influence of the SOI Back-Gate voltage Vb on the V valley splitting for an ideal device (no surface roughness). V is maximal when the charge is confined against an interface. At first, a more positive Vb tends to pull the wavefunction towards the center of the NanoWire, away from the interfaces. A further Vb increase results in increasing V again, due to charge confinement against the interface with the buried oxide. Here the width and height of the wire are W=30 nm and H=10 nm, the gate is 30 nm long, and the buried oxide is 25 nm thick. The y and z position of the Front Gate, biased at Vfg=+0.1V, is highlighted in green. This approach leads to circumventing a trade-off between qubit manipulation speed and coherence time, thus improving the number of operations/error. Advantageously, the qubit rotation speed is maximal when the charge is pulled away from the interfaces, which is more challenging to achieve by using only coplanar Front Gates as proposed in [30] . Fig. 11 shows the simulated chronograms of the electrical RF Gate 1 excitation signal (n= 23.66 GHz), the resulting Rabi oscillations of the qubit (fRabi = 80 MHz) in valley mode, and the eventual spin rotation as Vb adiabatically ramps past the anticrossing back to spin mode. Fig. 11 . Simulated purely electrical manipulation of the spin of a confined electron. A Vb ramp brings the qubit in the valley regime, in which it can oscillate (fRabi = 80MHz) in response to an RF E-field excitation (here n=23.66 GHz). As the Vb ramp is reversed, the |1⟩ eigenstate transitions from | 2 , ↓⟩ to | 1 , ↑⟩, thus leading to a  rotation of the spin. p(|1⟩) is the probability to be in the |1⟩ state and 〈 〉 is the average spin along y (the direction of the magnetic field).
V. DISCUSSION
In this section, we provide some insight on the impact of process variations on the optimal operating range of the back-Gate bias-mediated scheme described above. We have recalculated V(Vb), accounting for local variability due to surface roughness (Fig. 12) . The surface roughness profiles are generated from a Gaussian auto-correlation function with rms=0.4 nm consistent with room-temperature mobility measurements in similar devices. It can be noted that the Vb value where the Zeeman and valley splitting match, i.e. the anticrossing point, can be spread over as much as 0.5V. The most negative Vb value should serve as an upper bound for the "hold" operation in spin regime. For "program", Vb should be targeted near the minimum of V where manipulation is the fastest and takes place at the resonance frequency V/h. This corresponds to a regime in which the electron is pulled away from both interfaces and is thus least affected by surface roughness, hence the smaller dispersion. In practice, it may be desirable to control all qubits at a unique resonance frequency n<|g|.µB.B/h and adjust Vb so that V=hn matches that frequency. This however calls for individual back gates and for a calibration of each qubit device.
The strength of inter-valley Spin-Orbit coupling Cv1v2, which ultimately determines the manipulation speed, displays a similar trend versus Vb as the valley splitting ( Fig. 14) . This is because a reduction of vertical confinement coincides with a recovery of the wavefunction symmetry. It is however noteworthy that Cv1v2 is much more robust against interface disorder, a trend which is confirmed when varying film thickness H. Fig. 14. (a) Impact of local surface roughness variability for a device with H=10 nm on the intervalley SOC coefficient Cv1v2 as a function of Vb. Cv1v2 is extremely robust with respect to surface roughness, so that SOC is always significant at the anticrossing point. Cv1v2 reaches a minimum around Vb=0.2 V, corresponding to an additional approximate symmetry plane. (b) Cv1v2 as a function of H, near the anticrossing region at Vb=-0.2 V. Cv1v2 is again extremely robust, even on large variations of the nanowire thickness.
VI. CONCLUSIONS
We observed spin transitions in MOS Gate-confined electrons in a Si NW using only E-field excitations and without resorting to co-integrated micromagnets. The underlying mechanism is based on the interplay between Spin-Orbit Coupling (SOC) and the multi-valley structure of the Si conduction band, and is enhanced by the "Corner Dot" device geometry. By offering the ability to break and restore the confinement symmetry at will, the SOI Back-Gate permits fast programming in valley mode, and information storage in spin mode. This functionality could alleviate the trade-off between fast manipulation and long coherence time, thereby improving the outlook for compact, scalable and fault-tolerant quantum logic circuits. Considering the valley-splitting-dependent resonance frequency for driving coherent oscillations of the qubit, it is probable that separate back-Gates should be defined in order to calibrate each device to a common operating point. 
